

PATENT APPLICATION - CERTIFICATE OF MAILING

Inventors: Francois Van Zanten

Title of Invention: DIFFERENTIAL AMPLIFIER WITH A COMMON MODE  
VOLTAGE LOOP

Attorney Dkt. No.: 2269-17-3

CERTIFICATE OF MAILING OR TRANSMISSION

"Express Mail" mailing label number: ER394246357US  
Date of Deposit: April 16, 2004

I hereby certify that this paper or fee is being deposited with the  
United States Postal Service "Express Mail Post Office to  
Addressee" service under 37 CFR, Section 1.10 on the date  
indicated above and is addressed to Mail Stop Patent Application,  
Commissioner for Patents, P.O. Box 1450, Alexandria, VA 22313-  
1450 by

  
Signature

Enclosures:

Utility Application Transmittal  
FEE Transmittal  
Specification and Claims (17 pages)  
Declaration and Power of Attorney  
Drawings (3 pages)  
Check No. 22006 in the amount of \$1090.00  
PTO Form 1449  
Non U.S. Cited References  
Assignment  
Recordation Cover Sheet  
Return postcard

## DIFFERENTIAL AMPLIFIER WITH A COMMON MODE VOLTAGE LOOP

### PRIORITY CLAIM

[1] This application claims priority from French patent application No. 03/04829, filed April 17, 2003, which is incorporated herein by reference.

5

### BACKGROUND

### TECHNICAL FIELD

[2] The present invention relates to the field of integrated circuits, and more specifically relates to amplifiers with a differential output.

### DISCUSSION OF THE RELATED ART

- 10 [3] **FIG. 1** schematically shows a feedback amplifier circuit **1** having a differential input and a differential output comprising a transconductance amplifier stage **2** having two output terminals "+" and "-" respectively connected to two inputs "+" and "-" of a transconductance inverter amplifier **4**. The feedback loop of the amplifier comprises two impedances **6A**, **6B** respectively connecting output terminals "+" and "-" of stage **4** to input terminals "-" and "+" of
- 15 stage **2**. Two impedances **8B**, **8A** connect input terminals "+" and "-" of stage **2** to two input terminals (**IN+**, **IN-**) of circuit **1**. Impedances **8** (**8A**, **8B**) form a voltage divider with impedances **6** (**6A**, **6B**) of the feedback loop. Output terminals "+" and "-" of stage **4** form output terminals (**OUT+**, **OUT-**) of circuit **1**. Two capacitors **10B**, **10A** respectively connect input terminals "+" and "-" of stage **4** to its output terminals "-" and "+".
- 20 [4] A voltage divider **12** comprising two identical resistors is connected between the output terminals of stage **4**. The midpoint of dividing bridge **12** is connected to a first input terminal of a common mode correction transconductance amplifier block **14** with a differential input and output. A second input terminal of block **14** receives a reference voltage **Vref** provided by a voltage source not shown. Each of the output terminals of block **14** is connected to an input
- 25 terminal of stage **4**. Block **14** and voltage divider **12** form a non-inverting common mode correction loop.

[5] As the frequency increases, the various amplifier elements of circuit **1** (stages **2** and **4** and block **14**) each introduce a phase-shift likely to make unstable, according to cases, the amplification chain of the circuit comprising stages **2** and **4** or the common mode correction chain comprising stage **4** and block **14**. Capacitors **10** (**10A**, **10B**), currently called Miller capacitors, ensure the stability of both the amplification chain and the common mode correction chain. The value of the Miller capacitors must be carefully chosen, given that, although Miller capacitors of high value guarantee a good circuit stability, they reduce the gain-bandwidth product of the circuit.

[6] In the case where the differential closed-loop gain of amplifier **1** must be high, the feedback loop, formed of resistors **6A**, **8A**, and **6B**, **8B**, is strongly attenuating, which accordingly reduces the open-loop gain of the amplification chain. This attenuation however does not apply to the open-loop gain of the common-mode correction chain. The stability of the common-mode correction chain then cannot be ensured, unless either the gain-bandwidth product of the amplifier is reduced by increasing the value of capacitors **10A** and **10B**, or the open-loop gain of the common mode correction chain and its correction dynamics are reduced. Such a reduction especially results in reducing the accuracy and enhancing the sensitivity of the common mode correction chain to external disturbances, such as temperature and manufacturing dispersions.

## SUMMARY

[7] An aspect of the present invention is to provide a differential common mode correction amplifier circuit exhibiting a high gain-bandwidth product.

[8] Another aspect of the present invention is to provide such an amplifier circuit, the common mode correction of which is little sensitive to external factors.

To achieve these and other aspects, the present invention provides an amplifier circuit comprising:

- an amplification chain comprising a differential output stage; and

- a common mode correction block acting on the input of the output stage according to a common mode voltage at the output of said stage and introducing a phase shift between its input and its output for frequencies close to the cut-off frequency of the circuit; and

comprising in parallel with the correction block a means introducing no phase shift between its input and its output and having at frequencies close to the circuit cut-off frequency an output impedance much smaller than the output impedance of the correction block.

5 [9] According to an embodiment of the present invention, the output stage has a differential input and said means comprises a unity-gain stage receiving as an input the common mode voltage and having its output connected by two first identical capacitors to each of the inputs of the output stage.

10 [10] According to an embodiment of the present invention, the stability of the amplification chain is ensured by two identical second capacitors, each arranged between one input and one output of the output stage; and the first capacitors have a value such that they conduct, for frequencies close to the circuit cut-off frequency, a differential current smaller by one order of magnitude than the differential current crossing the second capacitors.

15 [11] According to an embodiment of the present invention, the amplification chain further comprises an input stage with a differential input and output coupled to the input of the output stage and a feedback loop with a voltage divider coupling the output of the output stage to the input of the input stage.

[12] According to an embodiment of the present invention, the unity-gain stage comprises a first MOS transistor of a first conductivity type connected as a source follower.

20 [13] According to an embodiment of the present invention, the correction block comprises: two second MOS transistors of a first conductivity type having their sources connected to a ground via first resistors, the gate of one of the second transistors being connected between two second equal resistors series-connected between the output terminals of the output stage and the gate of the other one of the second transistors being connected to a reference voltage;

25 two third MOS transistors of a second conductivity type having their drains connected to the drains of the two second transistors, the sources of the third transistors being connected to a supply voltage and their gates being connected to the drain of that of the second transistors having its gate connected to the reference voltage;

30 two fourth transistors of the second conductivity type having their sources connected to the supply voltage, having their gates connected to the drain of that of the second transis-

tors having its gate connected between the second resistors, and having their drains forming the output terminals of the amplifier stage;

the first transistor being confounded with that of the second transistors having its gate connected between the second resistors.

5     **[14]** According to an embodiment of the present invention, the correction block comprises:  
two second MOS transistors of a first conductivity type having their sources connected to a  
ground via first current sources, and connected together by a first resistor, the gate of one of  
the second transistors being connected between two second equal resistors series-  
connected between the output terminals of the output stage and the gate of the other one of  
10 the second transistors being connected to a reference voltage;

two third MOS transistors of a second conductivity type having their drains connected  
to the drains of the two second transistors, the sources of the third transistors being  
connected to a supply voltage and their gates being connected to the drain of that of the  
second transistors having its gate connected to the reference voltage;

15     two fourth transistors of the second conductivity type having their sources connected  
to the supply voltage, having their gates connected to the drain of that of the second transis-  
tors having its gate connected between the second resistors, and having their drains forming  
the output terminals of the amplifier stage;

the first transistor being confounded with that of the second transistors having its gate  
20 connected between the second resistors.

**[15]** According to an embodiment of the present invention, the output stage is formed of fifth  
and sixth MOS transistors of the second conductivity type having their sources connected to  
the supply voltage, having their drains, forming the output terminals of the output stage,  
connected to second current sources, and having their gates forming the input terminals of  
25 the output stage, two Miller capacitors respectively connecting the gates of the fifth and sixth  
transistors to the drains of said transistors.

**[16]** According to an embodiment of the present invention, the input stage comprises  
seventh and eighth MOS transistors of the first conductivity type having their sources coupled  
to a third current source, the drains of the seventh and eighth transistors forming the output  
30 terminals of the input stage and being respectively connected to the gates of the sixth and fifth  
transistors, the gates of the seventh and eighth transistors forming the input terminals of the

input stage and being respectively connected by first impedances to the drains of the fifth and sixth transistors, and by second impedances to two input terminals of the circuit.

[17] According to an embodiment of the present invention, the supply voltage is a positive voltage and the transistors of the first and second conductivity types are respectively N-channel and P-channel transistors.

[18] The foregoing aspects, features, and advantages of the present invention will be discussed in detail in the following non-limiting description of specific embodiments in connection with the accompanying drawings.

10

#### BRIEF DESCRIPTION OF THE DRAWINGS

[19] FIG. 1, previously described, schematically shows a conventional amplifier circuit;

[20] FIG. 2 schematically shows an amplifier circuit according to an embodiment of the present invention;

[21] FIG. 3 shows in detail an amplifier circuit according to an embodiment of the present invention; and

[22] FIG. 4 shows in detail another amplifier circuit according to an embodiment of the present invention.

#### DETAILED DESCRIPTION

[23] The following discussion is presented to enable a person skilled in the art to make and use the invention. Various modifications to the embodiments will be readily apparent to those skilled in the art, and the generic principles herein may be applied to other embodiments and applications without departing from the spirit and scope of the present invention. Thus, the present invention is not intended to be limited to the embodiments shown, but is to be accorded the widest scope consistent with the principles and features disclosed herein.

[24] Same elements have been designated with same reference numerals in the different drawings. Only those elements that are necessary to the understanding of the present invention have been shown.

[25] A contribution of the present inventor has been to note that, although the common mode correction block introduces a phase shift likely to cause a circuit instability, this phase shift is

only significant, for stability, for frequencies close to the circuit cut-off frequency. Embodiments of the present invention thus consist of inhibiting the action of the correction block at frequencies close to the circuit cut-off frequency. For this purpose, embodiments of the present invention provide arranging parallel to the correction block a means introducing no  
 5 phase shift and exhibiting at frequencies close to the circuit cut-off frequency (in practice, the amplification chain cut-off frequency) an output impedance much smaller than the output impedance of said block.

[26] FIG. 2 schematically shows an amplifier circuit **16** according to an embodiment of the present invention. Circuit **16** comprises like the amplifier circuit of FIG. 1 a stage **2** connected  
 10 to the input of an inverting stage **4**, output terminals **OUT+**, **OUT-** of stage **4** being connected to the input terminals of stage **2** by impedances **6** (**6A**, **6B**), **8** (**8A**, **8B**) forming a voltage-dividing network. Two Miller capacitors **10** (**10A**, **10B**) connect the input terminals of stage **4** to its output terminals. Between terminals **OUT+** and **OUT-** is arranged a voltage divider **12** having its midpoint at common mode output voltage **V<sub>cm</sub>** of stage **4**. A common mode  
 15 correction amplifier block **14** receives on a first input terminal voltage **V<sub>cm</sub>** and on a second input terminal a reference voltage **V<sub>ref</sub>**. The output terminals of block **14** are connected to the input terminals of stage **4**.

[27] This embodiment of the present invention provides connecting to the midpoint of divider **12** the input of a stage with a unity gain **22** introducing but a negligible phase shift between its  
 20 input and its output, and arranging two identical capacitors **24** (**24A**, **24B**), each between the output of stage **22** and an output terminal of block **14**.

[28] Stage **22** and capacitors **24** are selected so that the sum of the impedance of a capacitor **24** at frequencies close to the cut-off frequency of circuit **16** and of the output impedance of stage **22** is much smaller than the output of block **14**. The phase-shifted signals  
 25 provided at frequencies close to the circuit cut-off frequency by block **14** are thus negligible as compared to the corresponding signal not shifted in phase provided by stage **22** according to the embodiment of the present invention, and they are not likely to cause the circuit instability.

[29] Conversely, at work frequencies of circuit **16**, the impedance of capacitors **24** is much greater than the output impedance of block **14**. Thus, at work frequencies of circuit **16**, stage  
 30 **22** does not intervene in the operation of circuit **16** while block **14** is used normally in the common-mode correction chain. The cut-off frequency is generally selected one decade

under the maximum work frequency so that the amplifier does not notably alter the spectrum of the signal to be processed. For example, for so-called "zero IF" GSM baseband receive filters, the signal frequency is smaller than 1 MHz, and the cut-off frequency of the amplifiers forming the filter ranges between 8 and 10 MHz. Similarly, for WCDMA baseband receive  
5 filters, the signal frequency is smaller than 10 MHz, and the cut-off frequency of the amplifiers forming the filter ranges between 50 and 100 MHz. The preceding values depend on the application and on the accuracy requirements for the signal to be processed as well as on the noise signals to be rejected.

[30] It has been previously seen that stage 22 introduces no significant phase-shift at  
10 frequencies close to the circuit cut-off frequency. In practice, the cut-off frequency of stage 22 is such that stage 22 still introduces a phase shift, but only at high frequencies for which the circuit gain is smaller than 1. The phase shift introduced by stage 22 in these conditions does not adversely affect the stability of the common-mode correction chain.

[31] The value of capacitors 24 is also selected to be sufficiently small not to charge, in the  
15 vicinity of the cut-off frequency, the differential output of stage 4, which would result in altering the amplification chain stability. In other words, for frequencies close to the cut-off frequency, the differential current flowing through capacitors 24 must be of an order of magnitude smaller than the differential current flowing through the Miller capacitors. In practice, the value of capacitors 24, which is preferably chosen by electric simulation, may be on the order of one  
20 fifth of that of the Miller capacitors.

[32] Correction block 14 is according to an embodiment of the present invention bypassed for high frequencies, thus suppressing the phase-shift introduced by block 14, and whatever the values of the Miller capacitors. Embodiments of the present invention thus enable the common-mode correction chain to remain stable with a value of the Miller capacitors chosen  
25 to only ensure the stability of the single amplification chain, whatever the attenuation of the feedback loop (voltage dividers 6A, 8A, and 6B, 8B). Said attenuation sets the closed-loop gain to the desired value. Since this attenuation does not apply, in practice, to the common-mode correction chain, the latter would be unstable without these embodiments of the present invention, short of strongly increasing the value of the Miller capacitors, which would  
30 at the same time reduce the gain-bandwidth product of the amplifier.



**[33]** The embodiments of the present invention also enable using a common-mode correction block **14** having a high gain without risking to make the circuit unstable, which enables obtaining a high accuracy of the common-mode correction, and making the correction little sensitive to disturbances such as temperature or technological dispersions.

5 **[34]** It should be noted that the embodiments of the present invention advantageously apply to an amplifier circuit (not shown) having a gain switchable between a low gain and a high gain. The embodiments of the present invention indeed enable ensuring the common-mode correction chain stability without having to reduce the gain-bandwidth product for the low gain for the sole purpose of ensuring the stability for the high gain, as was the case in the state of  
10 the art.

**[35]** FIG. 3 shows an embodiment of an amplifier circuit **16** according to an embodiment of the present invention in which stage **2** is formed of two N-channel MOS transistors **26A**, **26B**, having their sources coupled to a constant current source **28**. The drains of transistors **26A**, **26B** form the output terminals of stage **2** and are respectively connected to the drains of P-channel MOS charge transistors **30B**, **30A** operating as current sources. The sources of transistors **30A**, **30B** are connected to a supply voltage. Stage **4** is formed of P-channel MOS transistors **32A**, **32B** having their sources connected to the supply voltage. The drains of transistors **32A**, **32B** form the output terminals of stage **4** and of circuit **16** (**OUT+**, **OUT-**) and are connected to constant charge current sources **34A**, **34B**. The gates of transistors **32A**,  
15 **32B** form the input terminals of stage **4** and are respectively connected to the drains of transistors **26B**, **26A**. Impedances **6A**, **6B** connect the drains of transistors **32A**, **32B** to the gates of transistors **26A**, **26B**. Impedances **8A**, **8B** respectively connect the gates of transistors **26A**, **26B** to two input terminals **IN-**, **IN+** of the circuit. Miller capacitors **10A**, **10B** respectively connect the gates of transistors **32A**, **32B** to their drains. Identical resistors **12A**,  
20 **12B** are series-connected between the drains of transistors **32A**, **32B**.

**[36]** Block **14** comprises two N-channel MOS transistors **36A**, **36B** having their sources grounded via resistors **38A**, **38B** and having their drains connected to the drains of two P-channel MOS transistors **40A**, **40B**. The sources of transistors **40A**, **40B** are connected to the supply voltage and their gates are connected to the drain of transistor **36B**. The gate of transistor **36B** is connected to a common-mode reference voltage **Vref**. The gate of transistor  
30 **36A** is connected between resistors **12A** and **12B**. The drain of transistor **40A** is connected

to the gates of transistors **30A**, **30B**, which act as controllable current sources. Capacitors **24A**, **24B** according to this embodiment of the present invention connect the source of transistor **36A** respectively to the drains of transistors **30A**, **30B**.

5     **[37]** Unity-gain stage **22** is formed of the source follower connection comprised of transistor **36A** and of resistor **38A**. The input and the output of stage **22** are respectively the gate and the source of transistor **36A**. Such a source follower connection has in known fashion a particularly high cut-off frequency. Stage **22** provides current to capacitors **24A**, **24B**, without any current to be consumed at the level of the circuit output through resistors **12A**, **12B**.

10    **[38]** Block **14** directly controls the gates of charge transistors **30A**, **30B**, which adjust their currents to compensate for the current of source **28**. A very small difference between the gate voltages of transistors **36A**, **36B** results in a strong current variation in transistors **30A**, **30B**. This structure gives the common-mode correction loop high dynamics and a high open loop gain, which enables accurate correction of the common mode voltage. The value of capacitors **24A**, **24B** is selected so that at frequencies close to the cut-off frequency of circuit  
15    **16**, the sum of the source impedance of circuit **36A** and of capacitor **24A** or **24B** is much smaller, respectively, than the impedance of the drains of transistors **30A** or **30B**.

**[39]** Embodiments of the present invention have been described in relation with a unity-gain stage **22** using a transistor **36A** of the common-mode correction block, but it will easily adapt to such an amplifier using a transistor that does not belong to the correction block.

20    **[40]** Of course, embodiments of the present invention are likely to have various alterations, modifications, and improvements which will readily occur to those skilled in the art. In particular, the embodiments of the present invention have been described in relation with a specific circuit structure, but it will easily adapt to any equivalent circuit structure, and especially to any equivalent structure of the correction block.

25    **[41]** **FIG. 4** shows as an example of another amplifier circuit according to an embodiment of the present invention. The amplifier circuit has the same structure as the circuit shown in **FIG. 3**, except that the sources of transistors **36A**, **36B** of the correction block are not grounded by resistors, but are respectively grounded by current sources **42A**, **42B**, and are interconnected by a resistor **44**, to provide a current independent from the supply voltage.

[42] The embodiments of the present invention have been described in relation with a specific output stage, but the output stage may also be a class-AB stage. Further, embodiments of the present invention have been described in relation with an amplifier circuit with a differential input and output, but it will easily adapt to any common-mode correction  
5 amplifier circuit, for example, an amplifier circuit with a non-differential input and a differential output.

[43] The embodiments of the present invention have been described in relation with an amplifier circuit comprising a specific number of stages in its amplification and correction chains, but it will easily adapt to an amplifier circuit comprising a different number of stages.

10 [44] The embodiments of the present invention have been described in relation with MOS transistors, but it will easily adapt to bipolar transistors or to a combination of MOS and bipolar transistors.

[45] The amplifiers according to the described embodiments of the present invention may be used in any electronic circuit in which it is necessary to process differential signals, such as  
15 audio circuits, mobile phone baseband circuits, circuits of analog video processing before analog-to-digital coding, in filters using operational amplifiers of Leap-Frog or Rauch type, switchable-gain amplifiers, etc.

[46] Such alterations, modifications, and improvements are intended to be part of this disclosure, and are intended to be within the spirit and the scope of the present invention.  
20 Accordingly, the foregoing description is by way of example only and is not intended to be limiting. The present invention is limited only as defined in the following claims and the equivalents thereto.